FPGA RS-232 development boards

© 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013 KNJN LLC http://www.knjn.com/

This document applies to the following boards:

- Pluto rev. F
- Pluto-II rev. H
- Pluto-IIx rev. A
- Pluto-IIx HDMI rev. A
 Pluto 2 rev. D and C
- Pluto-3 rev. B and C



Document last revision on August 28, 2013

Table of Contents

1 Welcome	5
1.1 This guide	5
1.2 Why RS-232 FPGA boards?	5
1.3 The Pluto boards	5
1.4 Boards characteristics	5
2 Software tools	6
2.1 Important downloads	6
2.2 FPGA software	6
2.3 C/C++ compiler	6
3 FPGAconf	7
3.1 Board selection	7
3.2 Configuring the FPGA	7
3.3 FPGAconf options	7
4 FPGA boot-PROM (Pluto-II/-IIx/-IIx HDMI/-3)	8
4.1 What's the boot-PROM?	8
4.2 Boot-PROM actions	8
4.3 Boot-PROM requirements	8
4.4 Boot-PROM and JTAG	8
4.5 Boot-PROM on-demand FPGA configuration	8
5 FPGAconf extras	9
5.1 Auto configuration mode	9
5.2 Scrollbar	9
5.3 Terminal	9
6 FPGA configuration using Quartus-II JTAG support (Pluto-II/-3)	10
6.1 JTAG requirements	10
6.2 JTAG configuration.	10
7 FPGA project using Quartus-II (Pluto/-II/-3)	11
7.1 Create a new project	11
7.2 A simple start.	11
8 FPGA projects with Xilinx's ISE (Pluto-IIX/HDMI)	12
8.1 Create a new project	12
8.2 A simple start	12
9 FPGA connections	13
9.1 FPGA pins	13
9.2 IO headers	13
9.3 BOOT-PROM connection (Pluto-II/-IIX/HDMI/-3)	13
9.4 HDMI (Pluto-IIX/HDMI)	13
9.5 Power neader.	13
9.6 TXDI connector.	14
9.7 Secondary connector.	14
10 J TAG connection	15
10.2 JTAC on Pluto II	10 15
10.2 JTAG on Pluto-II	ID
10.3 JTAG ON PIULO-IIX/HDIVII	10
10.4 JTAG OII Fluid-3	10
11 1 EloobyMini docion	10
11.2 ElashyDomo docian	10
12 EDGA configuration through DS 232	. 10
12 1 Pluto/ II/ IIv EPCA configuration	17
With a LIART	
Without a LIART	
12 2 Pluto-3 FPGA configuration	
13 Quartus-II JTAG indirect mode (Pluto-II/-3)	
13 1 What is it?	18
13.2 Create a "JTAG indirect configuration" file	18
13.3 Program the boot-PROM.	18
14 Power requirements	19
14.1 Wall adapter	19
14.2 USB to power jack cable	19

14.3 Power consumption	19
14.4 Voltage regulator temperature	19
15 Connecting the Pluto boards to a PC	
15.1 Serial connection	
15.2 With a TXDI	
15.3 With a TXDI/MAX232 or TXDI/FTDI	
15.4 Without a TXDI	
16 Sample C code for RS-232 Win32 send & receive	21
17 Board checklist	
17.1 The FPGA doesn't configure?	
17.2 Boot-PROM problem?	22
18 Board connectors and headers, with IO pin assignments	23
18.1 Pluto	
18.2 Pluto-II	24
18.3 Pluto-IIx	
18.4 Pluto-IIx HDMI	
18.5 Pluto-3	
19 Mechanical drawings	
19.1 Pluto	
19.2 Pluto-II/-IIx/-IIX HDMI	
19.3 Pluto-3	30

1 Welcome

1.1 This guide

Welcome to the KNJN FPGA RS-232 development boards guide.

Although FPGA boards can be intimidating, the Pluto FPGA boards are easy to use. This document is partitioned in short and easy to read chapters, and will explain all you need to know about your new FPGA board.

1.2 Why RS-232 FPGA boards?

Although RS-232 is overshadowed by USB's popularity, RS-232 provides an easier way to interact with FPGAs, and so is valuable as a learning tool.

1.3 The Pluto boards

This guide applies to five different boards (Pluto, Pluto-II, Pluto-IIx, Pluto-IIx HDMI and Pluto-3).

Along this document, when a paragraph apply to all of them, they are collectively named "the Pluto boards" or "the FPGA boards".



Check them also on the KNJN website.

1.4 Boards characteristics

	Pluto	Pluto-II	Pluto-llx	Pluto-IIx HDMI	Pluto-3
FPGA (vendor page)	EP1K10	EP1C3	XC3S50A	XC3S200A	EP2C5
Datasheet (PDF)	ACEX 1K	Cyclone	Spartan-3A	Spartan-3A	Cyclone II
Logic cells	576	2910	1584	4032	4608
IO pins	41	51	48	36	65
PLL/DLL	-	PLL	DLL	DLL	PLL
External clocks	up to 2	up to 4	up to 4	up to 4	up to 4
Boot-PROM (1)	-	1Mbit	1Mbit	4Mbit	4Mbit
On-board oscillator	25MHz	25MHz	25MHz	25MHz	25MHz
DIL8 oscillator header	-	-	-	Yes	Yes
Push-button	-	-	-	-	Yes
JTAG header	-	(see chapter 10)	(see chapter 10)	(see chapter 10)	Yes
LED(s)	1	1	1	2	2
ADC board ready	Flashy / Widy	Flashy / Widy	Flashy / Widy	Flashy / Widy	FlashyD / WidyD
Dimensions	58 x 28 mm	58 x 28 mm	58 x 28 mm	58 x 28 mm	58 x 41 mm

(1) Minimum boot-PROM size shown here (actual product may ship with a higher capacity boot-PROM).

2 Software tools

2.1 Important downloads

Each KNJN FPGA board is provided with a "startup-kit" that includes the board documentation and other files (mainly example source code). The startup-kit doesn't include some important software tools that are required as you experiment with your FPGA board:

- The FPGA software
- A C/C++ compiler

2.2 FPGA software

The FPGA software is required to generate FPGA bitfiles. You have to get the software that matches your FPGA.

Board	Software
Pluto	Quartus II Web Edition 9.0 SP2
Pluto-II	Quartus II Web Edition 11.0 SP1
Pluto-IIx	ISE WebPACK
Pluto-IIx HDMI	ISE WebPACK
Pluto-3	Quartus II Web Edition 13.0

These software are free, don't require a license and don't expire. They are big so you might want to download and install them in advance.

2.3 C/C++ compiler

A C/C++ compiler is optional but you'll need one for many projects. Here are different compilers that can be used:

- Microsoft Visual C++ 5.0 or 6.0
- Microsoft <u>Visual C++ 2010 express edition</u> or <u>Visual Studio Express 2012 for Windows Desktop</u> (free downloads)
- <u>Digital Mars</u> (free download)
- Jacob Navia's <u>lcc-win32</u> (free download)

3 FPGAconf

FPGAconf is a multifunction software provided with your FPGA board.

3.1 Board selection

FPGAconf can be used with different boards - make sure that your board is selected. For example, we select Pluto-II below.



3.2 Configuring the FPGA

FPGAconf makes FPGA configuration very easy.

- 1. Select an RBF or BIT bitfile (i.e. click on the browse button to select a file the browse button is shown as "...").
- Click "Configure". After a few seconds, the FPGA should be configured. If not, see the board checklist (chapter 17).

For your convenience, sample RBF and BIT files are provided in the startup-kit. In particular, try "LEDblink" and "LEDglow" from the LED directory.

When the FPGA is not configured, the board's LED glows slightly. With practice, you'll be able to recognize immediately if the FPGA is configured or not.

3.3 FPGAconf options

The different settings available are:

- 1. "Beep after configuration"
- 2. "COM port" (choose from COM1 to COM32)
- 3. "Look for any COM port available" (if the COM port specified fails, FPGAconf uses the next port it can open)
- 4. "Use alternate COM port for the terminal" (useful if you want the terminal window to use a different port)
- 5. "Keep COM port open after configuration" (some PCs reset the Pluto board unless this is enabled)
- 6. "Turbo mode" (allows faster FPGA configuration, works on most boards)

4 FPGA boot-PROM (Pluto-II/-IIx/-IIx HDMI/-3)

4.1 What's the boot-PROM?

The boot-PROM is a serial flash memory that is read by the FPGA at power-up to get configuration data. If the boot-PROM is empty or its content is invalid, the FPGA stays un-configured and the boot-PROM gets "out of the way" to allow FPGA configuration from another source (RS-232 or JTAG).

4.2 Boot-PROM actions

The boot-PROM can be programmed, verified and erased.

- To program the boot-PROM, select a bitfile and left-click on the "Program boot-PROM" button.
- To verify or erase the boot-PROM, right-click on the button and use the drop-down menu.

🗊 FPGAconf			
Boards Tools Options	Exit!		
ledglow.rbf	[
Configure FPGA	Program b	poot-Pl	Verify boot-PROM
Pluto-3 FPGA		~~~~	Erase boot-PROM
Pluto-3	COM4		Always erase before programming
		\checkmark	Verify after programming
		✓	Auto re-configure FPGA from boot-PROM after programming

4.3 Boot-PROM requirements

FPGAconf requires bi-directional communication with the PC to access the boot-PROM. If the boot-PROM is not recognized by FPGAconf, try the SerialRxTx project to diagnose the communication.

4.4 Boot-PROM and JTAG

The boot-PROM can also be programmed from JTAG, although it is usually less convenient.

- For Pluto-II and Pluto-3, use Quartus-II JTAG indirect mode (chapter 13).
- For Pluto-IIx, use ISE iMPACT (part of ISE WebPACK).

4.5 Boot-PROM on-demand FPGA configuration

On the Pluto-IIx/HDMI/-3 boards, the boot-PROM can also configure the FPGA "on-demand". Here's a summary of all the boot-PROM features.

Boot-PROM	Pluto-II	Pluto-llx	Pluto-IIx HDMI	Pluto-3
Configures FPGA at power-up	Yes	Yes	Yes	Yes
Can be programmed through RS-232	Yes	Yes	Yes	Yes
Can be programmed through JTAG	Yes	Yes	Yes	Yes
Configures FPGA on-demand (after power-up)	No	Yes	Yes	Yes

5 FPGAconf extras

5.1 Auto configuration mode

When the "Auto mode" is enabled, FPGAconf monitors the bitfile and takes action each time the file is updated. Useful for example if you want to re-configure the FPGA automatically after each ISE or Quartus-II compilation,.



5.2 Scrollbar

FPGAconf has a "scrollbar window" that is activated by pressing CTRL-S. Every time the scrollbar position is changed, a byte between 0 and 255 is sent to the Pluto board (depending of the bar position).

Scroll Bar		×
•		•
	128 = 0x80	
This window sends on the scroll-bar value cha	e character to the Ff anges.	PGA board everytime

That can be used to control easily a servomotor for example, or other simple applications that can be controlled by a single byte.

5.3 Terminal

FPGAconf has a RS-232 terminal window that is activated by pressing CTRL-T.

Note: you can also use a third-party terminal, but it is recommended in this case to use a TXDI with MAX232. See paragraph 15.3 and KNJN's TXDI page for more information.

6 FPGA configuration using Quartus-II JTAG support (Pluto-II/-3)

6.1 JTAG requirements

To use the JTAG port, you need a compatible JTAG cable (like an Altera ByteBlaster-MV/II or USB-Blaster) connected to your board's JTAG connector (chapter 10).

6.2 JTAG configuration

Follow these steps:

- In Quartus-II, open the "Programmer" window (Menu \rightarrow Tools \rightarrow Programmer)
- Click on the "Hardware Setup" button and select the JTAG cable you're using.
- Select "JTAG" in the "Mode" drop-down list.
- Load the ".sof" file.
- Check the "Program/Configure" check-box and click "Start".

🖺 Chain.cdf						
🔔 Hardware Setup	ByteBlaster [Ll	PT1]	Mo	ode: JTAG		-
🏓 Start	File	Device	Checksum	Program/ Configure	Verify	Blank- Check
🖬 Stop	blink.sof	EP1C3T100	0004A4E6	✓		
Auto Detect						
X Delete						
🍰 Add File						
📽 Change File						

Note how JTAG configuration is accomplished through the Quartus-II software using SOF files instead of RBF files. Both files are generated by Quartus-II – more details in paragraph 7.2.

The boot-PROM can also be programmed using JTAG, check chapter 13 for more information.

7 FPGA project using Quartus-II (Pluto/-II/-3)

Pluto, Pluto-II and Pluto-3 are configured from SOF or RBF files generated by Altera's Quartus-II software.

7.1 Create a new project

- 1. Run Quartus-II, and click on menu \rightarrow File \rightarrow New Project Wizard.
- Select the project location, choose a project name, and click Next.
- 3. Choose files to add to the project. Just click next if you don't have files to add now.
- 4. Now is time to choose the device (you can also do that later using menu \rightarrow Assignments \rightarrow Device)
 - a. For Pluto, choose family "APEX1K" and device "EP1K10TC100-3".
 - b. For Pluto-II, choose family "Cyclone" and device "EP1C3T100C8".
 - c. For Pluto-3, choose family "Cyclone-II" and device "EP2C5T144C8".
- 5. Click Finish.

A graphical work-through is also available on this fpga4fun page.

7.2 A simple start

Here's a simple Verilog file:

module LEDblink(input clk, output LED);

```
// 32 bits counter
reg [31:0] cnt;
always @(posedge clk) cnt <= cnt + 1;
assign LED = cnt[23];
endmodule</pre>
```

Add it to the project and select it as the top-level design. Next make the correct pin assignments in Quartus-II menu \rightarrow Assignments/Pins or "Pin planner" (using the info from paragraph 9.1). This project uses only 2 pins, so it should be fast.

You also want to specify the outputs and what happens to unused pins.

- 1. Select menu \rightarrow Assignments \rightarrow Device
- 2. Click on "Device & Pin Options..."
 - a. Go to the "Programming Files" tab, select "Raw Binary File (.rbf)".
 - b. Go to Unused Pins", select "As inputs, tri-stated" or "As inputs with weak pull-up".
 - c. Click "OK".
- 3. Click "OK".

Option 2.a makes sure RBF files are generated (used for RS-232 FPGA configuration). Otherwise only SOF files are generated (used for JTAG).

Option 2.b is optional but highly recommended. It prevents the FPGA from driving pins that are not used in your project. Otherwise, Quartus-II drives all the unused pins to ground, which often ends-up creating IO contentions.

				- Show in 'Availa	able device' list —
Eamily: Cyclone			-	Package:	Any 🔻
Devices:				Pin count	Ánu 💌
Devices. Mil				Fin <u>c</u> ounc	Any
Target device				Speed grade:	Any 💌
C Auto device sele	cted by the Fitte	r		Show adva	anced devices
Specific device s	elected in 'Avail	able device	s' list	HardCopy	compatible only
vailable devices:					
– Name	Core v.	LEs	Memor	PLL	
EP1C3T100A8	1.5V	2910	59904	1	
EP1C3T100C6	1.5V	2910	59904	1	
EP1C3T100C7	1.5V	2910	59904	1	
EP1C3T100C8	1.5V	2910	59904	1	
EP1C3T100I7	1.5V	2910	59904	1	
EP1C3T144A8	1.5V	2910	59904	1	
EP1C31144C6	1.5V	2910	59904	1	
	1.5V	2910	59904	1	
ED1C0T144C0	1.5V	2310	53304 E0004	-	
EP1C3T144C8	1.60				
EP1C3T144C8 FP1C3T144C8	1.5V				
EP1C3T144C8 EP1C3T144IZ - Companion device —	1 5V				
EP1C3T144C8 FP1C3T144I7 - Companion device	1.5V				

8 FPGA projects with Xilinx's ISE (Pluto-IIx/HDMI)

The Pluto-IIx board is configured from BIT files generated by Xilinx's ISE software.

8.1 Create a new project

- 1. Run ISE Project Navigator, and click on menu \rightarrow File \rightarrow New Project.
- 2. Choose a project name, select the project location, and click Next.
- 3. Select the "Spartan3A and Spartan3AN" family and the device
 - XC3S50A in VQ100 package for Pluto-IIx
 - XC3S200A in VQ100 package for Pluto-IIx HDMI
- 4. Click Next twice and Finish to close the wizard.

You can now create or add source files in the project.

A graphical work-through is also available on this fpga4fun page.

8.2 A simple start

Here's a simple Verilog file:

```
module LEDblink(input clk, output LED);
```

```
// 32 bits counter
reg [31:0] cnt;
always @(posedge clk) cnt <= cnt + 1;
assign LED = cnt[23];
endmodule</pre>
```

Add it to the project and select it as the top-level design in your project.

Now add this UCF file to the project. NET "clk" LOC = P40; NET "LED" LOC = P29;

Finally right-click on "Generate Programming File" and choose "Process Properties". In "Configuration Options", allow "Unused IOB Pins" to "Float". That prevents the FPGA from driving the pins that are not used in your project. Otherwise grounding all the unused pins (the default) often ends-up creating IO contentions.



iation Development Board uct Category ly ce aqe d	None Specified All Spartan3A and Spartan3AN XC3S50A VC2100 -4
uct Category ly ce age d	All Spartan3A and Spartan3AN XC3S50A VC100 -4
ly ce age d	Spartan3A and Spartan3AN XC3S50A VQ100 -4
ce age d	XC3550A VQ100 -4
age d	VQ100 -4
d	-4
Level Source Type	HDL
hesis Tool	XST (VHDL/Verilog)
ilator	ISim (VHDL/Verilog)
erred Language	Verilog
erty Specification in Project File	Store all values
ual Compile Order	
L Source Analysis Standard	VHDL-93
le Message Filtering	
	terer Source Type heis Tool Ilator erty Specification in Project File ual Compile Order L Source Analysis Standard Die Message Filtering

>

Project Settings

Specify device and project properties

Select the device and design flow for the pr

New Project Wizard

Cancel

9 FPGA connections

9.1 FPGA pins

The main FPGA signals are:

Pin name	Pluto	Pluto-ll	Pluto-llx	Pluto-IIx HDMI	Pluto-3	Direction	Comment
CLK0	91	10	40	40	17	FPGA input	25MHz on-board SMD oscillator, always present
CLK1				41	18	FPGA input	Optional DIL8 oscillator (1)
LED1	7	25	29	29	28	FPGA output	Red LED (active high)
LED2				28	25	FPGA output	Red LED (active high)
РВ					9	FPGA input	Push-button (active low)
RxD	77	4	21	21	21	FPGA input	FPGA receives from PC
TxD	78	29	30	30	24	FPGA output	FPGA transmits to PC

(1) The optional oscillator is not present by default. It is to be added above the on-board SMD oscillator.

9.2 IO headers

Many IO signals are available on headers, see the drawings on chapter 18.

9.3 Boot-PROM connection (Pluto-II/-IIx/HDMI/-3)

The boot-PROM is an M25P10 or M25P40 or equivalent.

The	pinout	is	as	follow:
-----	--------	----	----	---------

Boot-PROM pin	Pluto-II FPGA pin	Pluto-IIx / HDMI FPGA pin	Pluto-3 FPGA pin
Clock	20	53	15
Data In	17	46	1
Data Out	5	51	14
CSn	6	27	2
HOLDn	40	31	8
Wn	89	N.A.	N.A.

9.4 HDMI (Pluto-IIx/HDMI)

Each HDMI port uses 8 FPGA pins (4 differential pairs), plus some auxiliary lines (I2C and "hot plug detect").

- Pluto-IIx board: it doesn't have a native HDMI port but can be fitted with an optional HDMI adapter.
- Pluto-IIx HDMI board: it has a native HDMI port, and can also use an optional HDMI adapter, so in effect has two
 possible HDMI outputs.

	TMDS clock	TMDS 0 (blue)	TMDS 1 (green)	TMDS 2 (red)	I2C SDA	I2C SCL	Hot plug detect
Pluto-IIx HDMI (native output)	34 / 35	36 / 37	43 / 44	48 / 49	50	33	32
Pluto-IIx optional HDMI adapter	77 / 78	83 / 84	88 / 89	93 / 94	(1)	(1)	(1)

(1) With the optional HDMI adapter, the HDMI auxiliary lines can be wired manually to the FPGA if desired.

9.5 Power header

This 3-pins header provides access to the power signals. It is often used as an output (to power other boards) but can also be used as an input (to power the Pluto board).

On Pluto and Pluto-II, the power header pinout is:

- 1. VCC-unreg (board power, typically +5V to +10V)
- 2. GND
- 3. +3.3V (regulated by Pluto/Pluto-II)

On Pluto-IIx/HDMI and Pluto-3, the power header pinout is:

- 1. GND
- 2. +3.3V (regulated by Pluto-IIx/HDMI/-3)
- 3. VCC-unreg (board power, typically +5V to +10V)

9.6 TXDI connector

It is usually used to power the Pluto board and for RS-232 communication.

- 1. GND
- 2. TxD (FPGA \rightarrow PC)
- 3. RxD (PC \rightarrow FPGA)
- 4. VCC-unreg (board power, typically +5V to +10V)

See chapter 15 for more information.

9.7 Secondary connector

The secondary connector is placed on the left side of the board. If it is not present, it can be easily soldered (available as KNJN <u>item#1803</u> or from <u>DigiKey</u>).

The secondary connector has only 4 pins (2 power pins and 2 IOs), and so is usually limited to applications requiring a serial bus. Possible applications include:

- Graphic LCD
- I²C interface

The pin assignments are:

Pin	Pluto	Pluto-II	Pluto-llx	Pluto-IIx HDMI	Pluto-3	Comment
1	VCC-unreg	VCC-unreg	3.3V	3.3V	VCC-unreg	Power
2	FPGA IO pin 8	FPGA IO pin 26	FPGA IO pin 43	FPGA IO pin 57	FPGA IO pin 30	RxD or serclk or other use
3	FPGA IO pin 96	FPGA IO pin 27	FPGA IO pin 44	FPGA IO pin 59	FPGA IO pin 31	TxD or serdata or other use
4	GND	GND	GND	GND	GND	Ground

In more details:

- VCC-unreg is the voltage that you power your FPGA board with, typically +5V to +10V.
 On Pluto and Pluto-II, VCC-unreg can be disconnected from the secondary connector by cutting the trace placed between the two pads close to the VCC-unreg pin.
- Pins 2 & 3 are two FPGA IO pins. The board includes series termination resistors, and <u>Zener</u> protection diodes on these 2 signals (Pluto/-II/-3 only).
- Some revisions of Pluto-II have another secondary connector on the right side of the board, below the power header.

10 JTAG connection

10.1 JTAG on Pluto

JTAG is not available on Pluto.

10.2 JTAG on Pluto-II

The Pluto-II's FPGA JTAG signals are only accessible at the bottom of the board.



To use JTAG, get a JTAG cable (like a ByteBlaster or USB-Blaster), and solder the JTAG signals to the pads shown above.

10.3 JTAG on Pluto-llx/HDMI

The Pluto-IIx JTAG signals are accessible on pin headers next to the FPGA.

10.4 JTAG on Pluto-3

Pluto-3 has the regular Altera-style 10-pins header, so any Altera or compatible JTAG cable can easily be used. To use it, add a 10-pins shrouded header to the board, like KNJN items <u>2450 or 2451</u>.

11 Flashy boards

When a Flashy board is used in combination with a KNJN FPGA board, the system becomes a digital oscilloscope.

11.1 FlashyMini design

FlashyMini is provided with full source code (HDL + C). It shows how to get data from Flashy and can be used as a skeleton to develop your own acquisition system.

11.2 FlashyDemo design

FlashyDemo is provided in binary form. It is a showcase of Flashy possibilities, implementing features found in digital oscilloscopes like pre-trigger acquisition and equivalent-time-sampling.

To run FlashyDemo:

- 1. Mount Flashy on the Pluto board, and power it up (see also the <u>Hands-on A digital oscilloscope</u> page).
- 2. Configure the FPGA with the FlashyDemo bitfile.
- 3. Go to Menu \rightarrow Tools \rightarrow Flashy Oscilloscope (or press CTRL-F).



Note that there are actually three kind of Flashy boards available (Flash, Flashy and FlashyD). Here's the compatibility table.

	Flash	Flashy	FlashyD	LCD (2)
Pluto	Limited (1)	Limited (1)	No	No
Pluto-II	Yes	Yes	No	Yes
Pluto-IIx / HDMI	Yes	Yes	No	Yes
Pluto-3	Yes	Yes	Yes	Yes

(1) Pluto's FPGA limited size cannot hold all the FlashyDemo functionality at once, so Pluto is provided with two FlashyDemo bitfiles. Each covers a different set of features.

(2) The KNJN color LCD item#5300 option can work as a FlashyDemo external display.

For more information, check KNJN's Flashy acquisition board page.

12 FPGA configuration through RS-232

12.1 Pluto/-II/-IIx FPGA configuration

Unlike Pluto-II/-IIx and Pluto-3, Pluto doesn't have an FPGA boot-PROM, so Pluto needs to be configured after each power-up. This is usually done through the serial port of a PC, but it can also be accomplished using a microcontroller (using only one output pin).

There are 2 techniques, depending on the presence or absence of a UART in your microcontroller.

With a UART

Set the microcontroller UART at 115200 bauds, and run the following C pseudo-code:

```
For each byte of the RBF file, do:
     for(j=0; j<8; j++)
                         serial.write(((rbfbyte >> j) & 1) ? 0xFF : 0xFE);
A more complete example could be:
       int i, j;
       FILE *fpIn = fopen("LEDblink.rbf", "rb");
       char buf[0x10000];
       int len = fread(buf, 1, sizeof(buf), fpIn);
       fclose(fpIn);
       OpenCom();
       SetCommBreak(hCom); Sleep(50);
                                           // un-configure FPGA
       ClearCommBreak(hCom);
       for(i=0; i<len; i++)</pre>
        for(j=0; j<8; j++)</pre>
         WriteComChar(((buf[i] >> j) & 1) ? 0xFF : 0xFE); // 8.6µs or 17.3µs pulses
```

CloseCom();

This code also work from a PC, see the chapter 16 for some COM source code.

Without a UART

If your microcontroller doesn't have a UART, you can just send pulses on one IO pin. Sending 0xFF above is equivalent to sending a pulse of 8.6µs, while sending 0xFE sends a pulse twice that long. Pulses are positive (inactive level is "0") and they need to be separated by 30µs or so between them. To un-configure Pluto (before sending the RBF), send a "break" condition (a high signal) for about 50ms.

The RBF file is a binary file which is usually compressible, in case you run out of memory in the microcontroller.

12.2 Pluto-3 FPGA configuration

Pluto-3's configuration scheme is even simpler. To configure the FPGA, just send the RBF binary content through RS-232 at 115200 bauds in 8-bits mode. To un-configure the FPGA (before sending the RBF), send a "break" condition (a high signal) for about 50ms.

13 Quartus-II JTAG indirect mode (Pluto-II/-3)

13.1 What is it?

The JTAG indirect mode allows programming the FPGA boot-PROM through JTAG.

It is a two steps process: first a .jic ("JTAG indirect configuration") file is created, and then the .jic file is used to program the boot-PROM

13.2 Create a "JTAG indirect configuration" file

- 1. In Quartus-II, go to File \rightarrow Convert programming file
- 2. In the "Output programming file" panel, select "JTAG Indirect Configuration File", EPCS1 for Pluto-II or EPCS4 for Pluto-3, and a filename for a ".jic" file.
- 3. In "Input file to convert", select the Cyclone EP1C3 for Pluto-II or EP2C5 for Pluto-3 as "Flash loader", and the SOF file that you want to use for the boot-PROM as "SOF Data".
- 4. Click "OK". This creates the ".jic" file.

The boot-PROM can now be programmed.

13.3 Program the boot-PROM

- 1. Open the "Programmer" window (in Tools \rightarrow Programmer)
- 2. Select the JTAG cable you are using ("Hardware Setup" button)
- 3. Select JTAG as "Mode"
- 4. Load the ".jic" file
- 5. Select configure for both the FPGA (EP1C3/EP2C5) and the boot-PROM (EPCS1/EPCS4)
- 6. Click the "Start" button.

ſ	🛅 Chain.cdf							
	🚖 Hardware Setup ByteBlaster [LPT1]				Mode: JTAG			-
	🏓 Start	File	Device	Checksum	Program/ Configure	Verify	Blank- Check	Examine
	🖬 Stop	E bootprom.jic	EP1C3	00064136	> >			
	\mu Auto Detect							
	🗙 Delete							
	🍰 Add File							
	Change File							

7. You can also verify and erase the boot-PROM if you want (note: the FPGA doesn't need to be re-configured if it is already configured from the jic).

For more information, check Altera's <u>AN-370</u>.

14 Power requirements

The Pluto boards have their own voltage regulator, so don't have stringent requirements on a power supply.

14.1 Wall adapter

Most common (semi-regulated) 5V to 10V "wall adapter" DC supply works fine.



In practice, the Pluto boards work with an input voltage as low as 4.5V, or as high as 15V (although the voltage regulator might become hot in the later case, so it is better to keep the input voltage low).

14.2 USB to power jack cable

The "USB to power jack cable" (picture on the right) is another simple way to power the Pluto boards. It is available on KNJN's <u>power cables</u> page (item#6025).

14.3 Power consumption

The Pluto boards don't consume much by themselves (usually less than 100mA). The consumption depends more of what you connect to them. A supply that provides a few 100mA is adequate for most applications.

14.4 Voltage regulator temperature

The Pluto boards voltage regulator can get hot in some instances. Here are the two things to do in this case:

- 1. Check your DC-adapter output voltage. The higher it is, the warmer the voltage regulator gets, so try to use one adapter with a low voltage output (+5V is ideal).
- 2. Check the current consumption: the more current drawn out of the regulator, the warmer it gets. So if your FPGA board is heavily loaded (lots of IOs connected), the regulator may get hot.

If the voltage regulator gets too hot, it shuts down automatically and the board stops working temporarily.



15 Connecting the Pluto boards to a PC

15.1 Serial connection

The Pluto boards connects to a PC's RS-232 port.

The recommended way is through a TXDI board, although it is not mandatory. The TXDI board simplifies the Pluto boards connection as it combines the bulky RS-232 connection and the power connection into one cable. If a TXDI is not desired, a simple DB-9 connector can be used.

15.2 With a TXDI

Connect the Pluto and TXDI has shown below (the small multi-color cable between the two is provided).





IMPORTANT: Make sure the DC-plug is center-positive.

15.3 With a TXDI/MAX232 or TXDI/FTDI

The TXDI/MAX232 and TXDI/FTDI are more versatile than the regular TXDI as they can also be used with the secondary connector (to create a second RS-232 port).

TXDI connector:

- With TXDI/MAX232, place the jumper on the "B" position.
- With TXDI/FTDI, TxD needs to be inverted (use FTDI's <u>FT_PROG</u> utility if required).
 Note: the TXDI/FTDI board resets the FPGA when the USB cable is plugged, which may prevent or disturb the
- FPGA boot-PROM configuration process at start-up.

Secondary connector:

- With TXDI/MAX232, place the jumper on the "M" position.
- With TXDI/FTDI, don't invert the TxD line (use FTDI's <u>FT_PROG</u> utility if required).

15.4 Without a TXDI

In the absence of a TXDI, the Pluto boards are shipped with a small cable. Connect it to a DB-9 female connector as follow:

- White wire to DB-9 pin 3.
- Black wire to DB-9 pin 5 and power supply GND.
- Red wire to DC power supply (+5V to +10V).

In short, the board is powered using the black and red wires, and the PC sends data to the board through the white wire. Note that this method provides only unidirectional communication with the FPGA board (the PC can send RS-232 data to the FPGA, but the FPGA cannot send data to the PC) so cannot be used to program the Pluto-II/-IIx/-3 boot-PROM.

16 Sample C code for RS-232 Win32 send & receive

```
#include <windows.h>
HANDLE hCom;
void ExitOnError(char*message)
{
    printf("%s error", message);
    exit(1);
}
void OpenCom(char* COM name)
{
    DCB dcb;
    COMMTIMEOUTS ct;
    hCom = CreateFile(COM_name, GENERIC_READ | GENERIC_WRITE, 0, NULL, OPEN_EXISTING, FILE_ATTRIBUTE_NORMAL, NULL);
    if(hCom==INVALID_HANDLE_VALUE) ExitOnError(COM_name); // can't open COM port
    if(!SetupComm(hCom, 4096, 4096)) ExitOnError("SetupComm");
    if(!GetCommState(hCom, &dcb)) ExitOnError("GetCommState");
    dcb.BaudRate = 115200;
    ((DWORD*)(&dcb))[2] = 0x1001; // set port properties for TXDI + no flow-control
    dcb.ByteSize = 8;
    dcb.Parity = NOPARITY;
    dcb.StopBits = 2;
    if(!SetCommState(hCom, &dcb)) ExitOnError("SetCommState");
    // set the timeouts to \ensuremath{\mathsf{0}}
    ct.ReadIntervalTimeout = MAXDWORD;
    ct.ReadTotalTimeoutMultiplier = 0;
    ct.ReadTotalTimeoutConstant = 0;
    ct.WriteTotalTimeoutMultiplier = 0;
    ct.WriteTotalTimeoutConstant = 0;
    if(!SetCommTimeouts(hCom, &ct)) ExitOnError("SetCommTimeouts");
}
void CloseCom()
{
    CloseHandle (hCom);
}
DWORD WriteCom(char* buf, int len)
{
    DWORD nSend;
    if(!WriteFile(hCom, buf, len, &nSend, NULL)) exit(1);
    return nSend;
}
void WriteComChar(char b)
{
    WriteCom(&b, 1);
}
int ReadCom(char *buf, int len)
{
    DWORD nRec;
    if(!ReadFile(hCom, buf, len, &nRec, NULL)) exit(1);
    return (int)nRec:
}
char ReadComChar()
{
    DWORD nRec;
    char c;
    if(!ReadFile(hCom, &c, 1, &nRec, NULL)) exit(1);
    return nRec ? c : 0;
}
void main()
{
                        // change that to use a different COM port
    OpenCom("COM1:");
    WriteComChar(0x41);
    CloseCom();
}
```

17 Board checklist

17.1 The FPGA doesn't configure?

If the FPGA doesn't configure, check the following:

- 1. Make sure the board is powered with a correct voltage. You need 5V minimum at the input of your Pluto board. If you use a TXDI with an integrated 5V regulator, it requires at least 7V to be able to provide 5V to Pluto.
- 2. Try a known good bitfile file, like LEDblink from the startup-kit.
- 3. Make sure you are using the right COM port on the back of your PC (or try another COM port in FPGAconf / Options / COM port).
- 4. Make sure the voltage on RxD (the white wire) is negative when the RS-232 is idle. If you are using a TXDI/MAX-232, check that the jumper position is on "bypass".
- 5. If you're using an RS-232 cable, try without it (connect the TXDI/DB9 directly on the back of your computer).
- 6. Enable the option "Keep COM port open after configuration" in FPGAconf.
- 7. Disable the option "Turbo Mode" in FPGAconf.
- 8. Try a different computer, in case your computer has some troubles communicating at 115200 bauds. Also, some computers RS-232 levels may be too low, but Pluto/Pluto-II can be adapted in such cases by removing a resistor.

17.2 Boot-PROM problem?

- 1. If you cannot program the FPGA boot-PROM and get an error "No boot-PROM found" or "Error communication timeout", check the Boot-PROM requirements in paragraph 4.3.
- 2. If the boot-PROM programming starts but fails in the verify phase, that's because your RS-232 connection works unreliably. With laptops, that's usually due to low-level RS-232 signals. The workaround is to use a <u>TXDI/MAX232</u>.
- 3. If the boot-PROM programming works but the FPGA fails to configure at power-up, make sure you didn't change the programming option in your Quartus-II project (it should be "Active serial").

18 Board connectors and headers, with IO pin assignments

18.1 Pluto



- Pluto has 39+2 IOs available (the +2 are one clock and one dedicated input). Pin 39 is a dedicated clock input. Pin 38 can also be used as a clock input.
- All IOs use 3.3V powered banks and are 5V input tolerant. Check <u>Altera ACEX family datasheet</u> for more details.

18.2 Pluto-ll



- Pluto-II has 50+1 IOs available (the +1 is one dedicated clock input). Pin 66 is a dedicated clock input. Pins 34, 72, 84 and 92 can also be used as clock inputs.
- All IOs use 3.3V powered banks that can use different IO standards like LVTTL3.3 or LVCMOS3.3 Pluto-II IOs are not directly 5V tolerant. Check the <u>Altera Cyclone device handbook</u> for more details.

18.3 Pluto-llx



All IOs use 3.3V powered banks that can use different IO standards like LVTTL3.3 or LVCMOS3.3 Pluto-IIx IOs are not directly 5V tolerant. Check the <u>Spartan-3A user guide</u> for more details.

18.4 Pluto-IIx HDMI



All IOs use 3.3V powered banks that can use different IO standards like LVTTL3.3 or LVCMOS3.3 Pluto-IIx IOs are not directly 5V tolerant. Check the <u>Spartan-3A user guide</u> for more details. An optional DIL8 oscillator can be added in the middle of the board (feeds FPGA clock pin 41).



- Many pins can be used as clock: CLK6 (pin 89), CLK7 (pin 88), DPCLK2 (pin 47), DPCLK4 (pin 64), DPCLK6 (pin 87), DPCLK7 (pin 93), DPCLK8 (pin 119), DPCLK10 (pin 136). Also CLK3 (pin 22) is available on a pad.
- All IOs use 3.3V powered banks that can use different IO standards like LVTTL3.3 or LVCMOS3.3 They are not directly 5V tolerant. Check the <u>Altera Cyclone-II device handbook</u> for more details.

19 Mechanical drawings

All dimensions are given in inches (1" = 25.4mm).

The grid is drawn using 0.1" steps (2.54mm).

19.1 Pluto



19.2 Pluto-II/-IIx/-IIX HDMI



19.3 Pluto-3

